Tiny - Optimised 3D mesh NoC for area and latency minimisation

C. Marcon; T. Webber; R. Fernandes; R. Cataldo; F. Grando; L. Poehls; A. Benso

doi:10.1049/el.2013.2557

Tiny - Optimised 3D mesh NoC for area and latency minimisation

C. Marcon, T. Webber, R. Fernandes, R. Cataldo, F. Grando, L. Poehls, A. Benso

School of Computer Science

Research output: Contribution to journal › Article › peer-review

Abstract

Tiny is a scalable and efficient three-dimensional (3D) network-onchip (NoC) designed to reduce latency and area. A theoretical analysis demonstrates its efficiency when compared with a basic 3D mesh NoC. Mapping independent traffics with different injection rates makes the trade-offs analysis of Tiny possible. Results highlight that Tiny always reduces area and for several cases minimises latency.

Original language	English
Pages (from-to)	165-166
Number of pages	2
Journal	Electronics Letters
Volume	50
Issue number	3
DOIs	https://doi.org/10.1049/el.2013.2557
Publication status	Published - 30 Jan 2014

Access to Document

10.1049/el.2013.2557

Cite this

@article{b3c9138ebd084988b88ae6163b1b735a,

title = "Tiny - Optimised 3D mesh NoC for area and latency minimisation",

abstract = "Tiny is a scalable and efficient three-dimensional (3D) network-onchip (NoC) designed to reduce latency and area. A theoretical analysis demonstrates its efficiency when compared with a basic 3D mesh NoC. Mapping independent traffics with different injection rates makes the trade-offs analysis of Tiny possible. Results highlight that Tiny always reduces area and for several cases minimises latency.",

author = "C. Marcon and T. Webber and R. Fernandes and R. Cataldo and F. Grando and L. Poehls and A. Benso",

year = "2014",

month = jan,

day = "30",

doi = "10.1049/el.2013.2557",

language = "English",

volume = "50",

pages = "165--166",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "John Wiley \& Sons, Ltd",

number = "3",

}

TY - JOUR

T1 - Tiny - Optimised 3D mesh NoC for area and latency minimisation

AU - Marcon, C.

AU - Webber, T.

AU - Fernandes, R.

AU - Cataldo, R.

AU - Grando, F.

AU - Poehls, L.

AU - Benso, A.

PY - 2014/1/30

Y1 - 2014/1/30

N2 - Tiny is a scalable and efficient three-dimensional (3D) network-onchip (NoC) designed to reduce latency and area. A theoretical analysis demonstrates its efficiency when compared with a basic 3D mesh NoC. Mapping independent traffics with different injection rates makes the trade-offs analysis of Tiny possible. Results highlight that Tiny always reduces area and for several cases minimises latency.

AB - Tiny is a scalable and efficient three-dimensional (3D) network-onchip (NoC) designed to reduce latency and area. A theoretical analysis demonstrates its efficiency when compared with a basic 3D mesh NoC. Mapping independent traffics with different injection rates makes the trade-offs analysis of Tiny possible. Results highlight that Tiny always reduces area and for several cases minimises latency.

UR - https://www.scopus.com/pages/publications/84893338472

U2 - 10.1049/el.2013.2557

DO - 10.1049/el.2013.2557

M3 - Article

AN - SCOPUS:84893338472

SN - 0013-5194

VL - 50

SP - 165

EP - 166

JO - Electronics Letters

JF - Electronics Letters

IS - 3

ER -

Tiny - Optimised 3D mesh NoC for area and latency minimisation

Abstract

Access to Document

Other files and links

Fingerprint

Cite this