Phoenix NoC: A distributed fault tolerant architecture

César Marcon, Alexandre Amory, Thais Webber, Thomas Volpato, Letícia B. Poehls

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

The advances in deep submicron technology have made the development of large Multiprocessor Systems-on-Chip (MPSoC) possible and Networks-on-Chip (NoCs) have been recognized to provide an efficient communication architecture for such systems. With the positive effects on the device's integration some drawbacks arise, such as the increase of fault susceptibility during the MPSoC manufacturing and operation. This work presents Phoenix, which is a direct mesh NoC that implements fault tolerant mechanisms in order to enable end-to-end communication when some links fail. Phoenix implements a distributed fault tolerant mechanism in software (i.e. in each processor) and in hardware (i.e. in each router). Experimental results show that Phoenix is scalable and allows the MPSoC operation even in the presence of several faulty links.

Original languageEnglish
Title of host publication2013 IEEE 31st International Conference on Computer Design, ICCD 2013
PublisherIEEE Computer Society
Pages7-12
Number of pages6
ISBN (Print)9781479929870
DOIs
Publication statusPublished - 2013
Event2013 IEEE 31st International Conference on Computer Design, ICCD 2013 - Asheville, NC, United States
Duration: 6 Oct 20139 Oct 2013

Publication series

Name2013 IEEE 31st International Conference on Computer Design, ICCD 2013

Conference

Conference2013 IEEE 31st International Conference on Computer Design, ICCD 2013
Country/TerritoryUnited States
CityAsheville, NC
Period6/10/139/10/13

Keywords

  • Fault tolerance
  • MPSoC
  • NoC

Fingerprint

Dive into the research topics of 'Phoenix NoC: A distributed fault tolerant architecture'. Together they form a unique fingerprint.

Cite this