An Axiomatic Memory Model for POWER Multiprocessors

Sela Mador-Haim, Luc Maranget, Susmit Sarkar, Kayvan Memarian, Jade Alglave, Scott Owens, Rajeev Alur, Milo Martin, Peter Sewell, Derek Williams

Research output: Chapter in Book/Report/Conference proceedingConference contribution

62 Citations (Scopus)

Abstract

The growing complexity of hardware optimizations employed
by multiprocessors leads to subtle distinctions among allowed and dis-
allowed behaviors, posing challenges in specifying their memory models
formally and accurately, and in understanding and analyzing the behavior of concurrent software. This complexity is particularly evident in the
IBM Power Architecture , for which a faithful specification was published only in 2011 using an operational style. In this paper we present
an equivalent axiomatic specification, which is more abstract and concise. Although not officially sanctioned by the vendor, our results indicate
that this axiomatic specification provides a reasonable basis for reasoning
about current IBM POWER multiprocessors. We establish the equivalence of the axiomatic and operational specifications using both manual
proof and extensive testing. To demonstrate that the constraint-based
style of axiomatic specification is more amenable to computer-aided verification, we develop a SAT-based tool for evaluating possible outcomes
of multi-threaded test programs, and we show that this tool is significantly more efficient than a tool based on an operational specification.
Original languageEnglish
Title of host publicationProceedings of the 24th International Conference on Computer Aided Verification
EditorsP Madhusudan, Sanjit Seshia
PublisherSpringer-Verlag
Pages495
Number of pages512
ISBN (Print)978-3-642-31423-0
DOIs
Publication statusPublished - Jul 2012

Publication series

NameLecture Notes in Computer Science
Volume7358

Fingerprint

Dive into the research topics of 'An Axiomatic Memory Model for POWER Multiprocessors'. Together they form a unique fingerprint.

Cite this